S E C T I O N S

Design Verification and Test

Experience: 15 years. Education: MS, Ph.D in EE. Expertise: Design Verification, DFT, ATPG, logic and fault simulation. Hardware Description Languages: Verilog, VHDL. Tools: Mentor, Synopsys. Programming Languages: C/C++. Operating systems: Unix, Windows